Research Catalog

VHDL for simulation, synthesis, and formal proofs of hardware

Title
VHDL for simulation, synthesis, and formal proofs of hardware / edited by Jean Mermet.
Publication
Dordrecht ; Boston : Kluwer Academic, c1992.

Items in the Library & Off-site

Filter by

1 Item

StatusFormatAccessCall NumberItem Location
Book/TextRequest in advance JSE 92-1950Offsite

Details

Additional Authors
Mermet, Jean P.
Description
ix, 307 p. : ill.; 25 cm.
Series Statement
The Kluwer international series in engineering and computer science ; SECS 183
Subject
Bibliography (note)
  • Includes bibliographical references.
Call Number
JSE 92-1950
ISBN
0792392531 (alk. paper)
LCCN
92016266
OCLC
  • 25832172
  • NYPG93-B4235
Title
VHDL for simulation, synthesis, and formal proofs of hardware / edited by Jean Mermet.
Imprint
Dordrecht ; Boston : Kluwer Academic, c1992.
Series
The Kluwer international series in engineering and computer science ; SECS 183
Bibliography
Includes bibliographical references.
Added Author
Mermet, Jean P.
Research Call Number
JSE 92-1950
View in Legacy Catalog