Research Catalog

An optimized implementation of a fault-tolerant clock synchronization circuit

Title
An optimized implementation of a fault-tolerant clock synchronization circuit [microform] / Wilfredo Torres-Pomales.
Author
Torres-Pomales, Wilfredo.
Publication
Hampton, Va. : National Aeronautics and Space Administration, Langley Research Center ; [Springfield, Va. : National Technical Information Service, distributor, 1995]

Details

Additional Authors
Langley Research Center.
Description
1 v.
Series Statement
NASA technical memorandum ; 109176
Subject
  • Circuits
  • Clocks
  • Computer components
  • Fault tolerance
  • Synchronism
Note
  • Distributed to depository libraries in microfiche.
  • Shipping list no.: 95-0615-M.
Reproduction (note)
  • Microfiche.
Call Number
READEX Microfiche NAS 1.15:109176
OCLC
marcive33155527
Author
Torres-Pomales, Wilfredo.
Title
An optimized implementation of a fault-tolerant clock synchronization circuit [microform] / Wilfredo Torres-Pomales.
Imprint
Hampton, Va. : National Aeronautics and Space Administration, Langley Research Center ; [Springfield, Va. : National Technical Information Service, distributor, 1995]
Series
NASA technical memorandum ; 109176
Reproduction
Microfiche. [Washington, D.C. : National Aeronautics and Space Administration, 1995] 1 microfiche.
Added Author
Langley Research Center.
Gpo Item No.
0830-D (MF)
Sudoc No.
NAS 1.15:109176
Research Call Number
READEX Microfiche NAS 1.15:109176
View in Legacy Catalog