Research Catalog

PowerPC microprocessor common hardware reference platform : a system architecture.

Title
PowerPC microprocessor common hardware reference platform : a system architecture.
Publication
San Francisco, Calif. : Morgan Kaufmann Publishers, 1995.

Items in the Library & Off-site

Filter by

1 Item

StatusFormatAccessCall NumberItem Location
TextRequest in advance QA76.89.P67 P74 1995Off-site

Holdings

Details

Additional Authors
  • Apple Computer, Inc.
  • International Business Machines Corporation.
  • Motorola, Inc.
Description
xxiv, 309 pages : illustrations; 23 cm
Summary
  • This book is the primary source of information for anyone developing a hardware platform, an operating system, or hardware component to be part of these standard systems. It describes the hardware to operating system interface that is essential to anyone building hardware platforms and provides the minimum system configurations platform designers must meet when building a standard platform.
  • Component manufacturers require this information to produce compatible chips and adaptors to use on these platforms, and software developers require the information on mandatory functions and documented interfaces.
  • The architecture is intended to support a range of PowerPC microprocessor-based system implementations, including portable, desktop, and server class systems, and allows multiple operating system implementations across a wide range of environments and function. This enables new hardware and software enhancements, which are necessary for the development of improved user interfaces, higher performance, and broader operating environments.
Subject
PowerPC microprocessors
Bibliography (note)
  • Includes bibliographical references (p. [297]-301) and index.
Contents
Ch. 1. Introduction -- Ch. 2. System Requirements -- Ch. 3. System Address Map -- Ch. 4. Processor and Memory -- Ch. 5. I/O Bridges -- Ch. 6. Interrupt Controller -- Ch. 7. Run-Time Abstraction Services -- Ch. 8. Non-Volatile Memory -- Ch. 9. I/O Devices -- Ch. 10. Error and Event Notification -- Ch. 11. Power Management -- Ch. 12. The Symmetric Multiprocessor Option -- Appendix A Operating System Information -- Appendix C Bi-Endian Designs -- Appendix D Architecture Migration Notes.
ISBN
1558603948
LCCN
95049032
OCLC
  • 33667190
  • ocm33667190
Owning Institutions
Columbia University Libraries