Research Catalog
Code generation for embedded processors
- Title
- Code generation for embedded processors / edited by Peter Marwedel, Gert Goossens.
- Publication
- Boston : Kluwer Academic Publishers, [1995], ©1995.
Items in the Library & Off-site
Filter by
1 Item
Status | Format | Access | Call Number | Item Location |
---|---|---|---|---|
Text | Request in advance | TK7895.E42 C63 1995 | Off-site |
Holdings
Details
- Additional Authors
- Description
- 298 pages : illustrations; 24 cm.
- Summary
- Modern electronics is driven by the explosive growth of digital communications and multi-media technology. A basic challenge is to design first-time-right complex digital systems, that meet stringent constraints on performance and power dissipation.
- In order to combine this growing system complexity with an increasingly short time-to-market, new system design technologies are emerging based on the paradigm of embedded programmable processors. This concept introduces modularity, flexibility and re-use in the electronic system design process. However, its success will critically depend on the availability of efficient and reliable CAD tools to design, programme and verify the functionality of embedded processors.
- Recently, new research efforts emerged on the edge between software compilation and hardware synthesis, to develop high-quality code generation tools for embedded processors. Code Generation for Embedded Processors provides a survey of these new developments. Although not limited to these targets, the main emphasis is on code generation for modern DSP processors.
- Important themes covered by the book include: the scope of general purpose versus application-specific processors, machine code quality for embedded applications, retargetability of the code generation process, machine description formalisms, and code generation methodologies. Code Generation for Embedded Processors is the essential introduction to this fast developing field of research for students, researchers, and practitioners alike.
- Series Statement
- Kluwer international series in engineering and computer science ; SECS 317
- Uniform Title
- Kluwer international series in engineering and computer science ; SECS 317.
- Subject
- Bibliography (note)
- Includes bibliographical references (p. 280-296) and index.
- Contents
- Pt. I. Requirements. 1. Code Generation for Embedded Processors: An Introduction / Peter Marwedel. 2. Retargetable Code Generation: Key Issues for Successful Introduction / Paul Vanoostende, Etienne Vanzieleghem, Emmanuel Rousseau, Christian Massy and Francois Gerard. 3. Challenges in Code Generation for Embedded Processors / Guido Araujo, Srinivas Devadas, Kurt Keutzer, Stan Liao, Sharad Malik, Ashok Sudarsanam, Steve Tjiang and Albert Wang -- Pt. II. Retargetable Code Generation Systems. 4. FlexWare: A Flexible Firmware Development Environment for Embedded Systems / Pierre G. Paulin, Clifford Liem, Trevor C. May and Shailesh Sutarwala. 5. Chess: Retargetable Code Generation for Embedded DSP Processors / Dirk Lanneer, Johan Van Praet, Augusli Kifli, Koen Schoofs, Werner Geurts, Filip Thoen and Gert Goossens. 6. An ILP-Based Approach to Code Generation / Tom Wilson, Gary Grewal, Shawn Henshall and Dilip Banerji.
- 7. Retargetable Code Generation for Parallel, Pipelined Processor Structures / Wolfgang Schenk -- Pt. III. Machine Description Models and Formal Methods. 8. Beyond Tool-Specific Machine Descriptions / Andreas Fauth. 9. On Transforming Code Generation to a Parsing Problem / Farhad Mavaddat. 10. Local Microcode Generation in System Design / Michel Langevin, Eduard Cerny, Jorg Wilberg and Heinrich-Theodor Vierhaus. 11. Code Generation Based on Trellis Diagrams / Bernhard Wess. 12. A Unified Code Generation Approach Using Mutation Scheduling / Steven Novack, Alex Nicolau and Nikil Dutt -- Pt. IV. Special Applications and Future Directions. 13. Retargetable Compilation of Self-Test Programs Using Constraint Logic Programming / Ulrich Bieker. 14. Code Generation for Transport Triggered Architectures / Henk Corporaal and Jan Hoogerbrugge. 15. Software Synthesis for Real-Time Information Processing Systems / Marco Cornero, Filip Thoen, Gert Goossens and Franco Curatelli.
- ISBN
- 0792395778 (acid-free paper)
- LCCN
- 95183478
- OCLC
- 33164568
- ocm33164568
- Owning Institutions
- Columbia University Libraries