Research Catalog

Field-programmable logic and applications : 7th International Workshop, FPL'97, London, UK, September 1997 : proceedings

Title
Field-programmable logic and applications : 7th International Workshop, FPL'97, London, UK, September 1997 : proceedings / Wayne Luk, Peter Y.K. Cheung, Manfred Glesner (eds.).
Author
International Workshop on Field-Programmable Logic and Applications (7th : 1997 : London, England)
Publication
New York : Springer-Verlag, 1997.

Items in the Library & Off-site

Filter by

1 Item

StatusFormatAccessCall NumberItem Location
TextRequest in advance TK7895.G36 I48 1997Off-site

Details

Additional Authors
  • Luk, Wayne.
  • Cheung, Peter Y. K.
  • Glesner, Manfred.
Description
xi, 503 pages : illustrations; 24 cm.
Series Statement
Lecture notes in computer science ; 1304
Uniform Title
Lecture notes in computer science ; 1304.
Subjects
Bibliography (note)
  • Includes bibliographical references and index
Contents
Multicontext dynamic reconfiguration and real time probing on a novel mixed signal programmable device with on-chip microprocessor / J. Faura, J. M. Moreno and M. A. Aguirre -- CAD-oriented FPGA and dedicated CAD system for telecommunications / T. Miyazaki, A. Takahara and M. Katayama -- Rothko: A three dimensional FPGA architecture, its fabrication, and design tools / M. Leeser, W. M. Meleis and M. M. Vai -- Extending dynamic circuit switching to meet the challenges of new FPGA architectures / G. McGregor and P. Lysaght -- Performance evaluation of a full speed PCI initiator and target subsystem using FPGAs / D. Robinson, P. Lysaght and G. McGregor -- Implementation of pipelined multipliers on Xilinx FPGAs / T.-T. Do, H. Kropp and M. Schwiegershausen -- The XC6200DS development system / S. Nisbet and S. A. Guccione -- Thermal monitoring on FPGAs using ring-oscillators / E. Boemo and S. Lopez-Buedo -- A reconfigurable approach to low cost media processing / I. Kostarnov, S. Morley and J. Osmany -- Riley-2: A flexible platform for codesign and dynamic reconfigurable computing research / P. I. Mackinlay, P. Y. K. Cheung and W. Luk -- Stream synthesis for a wormhole run-time reconfigurable platform / B. Kahne and P. Athanas -- Pipeline morphing and virtual pipelines / W. Luk, N. Shirazi and S. R. Guo -- Parallel Graph colouring using FPGAs / B. Rising, M. van Daalen and P. Burge -- Run-time compaction of FPGA designs / O. Diessel and H. ElGindy -- Partial reconfiguration of FPGA mapped designs with applications to fault tolerance and yield enhancement / J. M. Emmert and D. Bhatia -- A case study of partially evaluated hardware circuits: Key-specific DES / J. Leonard and W. H. Mangione-Smith -- Run-time parameterised circuits for the Xilinx XC6200 / R. Payne -- Automatic identification of swappable logic units in XC6200 circuitry / G. Brebner -- Towards an expert system for a priori estimation of reconfiguration latency in dynamically reconfigurable logic / P. Lysaght -- Exploiting reconfigurability through domain-specific systems / B. L. Hutchings -- Technology mapping by binate covering / M. Z. Servit and K. Yi -- VPR: A new packing, placement and routing tool for FPGA research / V. Betz and J. Rose -- Technology mapping of heterogeneous LUT-based FPGAs / M. K. Inuani and J. Saul -- Technology-driven FSM partitioning for synthesis of large sequential circuits targeting lookup-table based FPGAs / K. Feske, S. Mulka and M. Koegst -- Technology mapping of LUT based FPGAs for delay optimisation / X. Lin, E. Dagless and A. Lu -- Automatic mapping of algorithms onto multiple FPGA-SRAM modules / S. J. B. Acock and K. R. Dimond -- FPLD HDL synthesis employing high-level evolutionary algorithm optimisation / R. B. Maunder, Z. A. Salcic and G. G. Coghill -- A hardware/software partitioning algorithm for custom computing machines / A. V. Chichkov and C. B. Almeida -- The Java environment for reconfigurable computing / E. Lechner and S. A. Guccione -- Data scheduling to increase performance of parallel accelerators / R. W. Hartenstein, J. Becker and M. Herz -- An operating system for custom computing machines based on the Xputer paradigm / R. Kress, R. W. Hartenstein and U. Nageldinger -- Fast parallel implementation of DFT using configurable devices / A. Dandalis and V. K. Prasanna -- Enhancing fixed point DSP processor performance by adding CPLDs as coprocessing elements / D. Greenfield, C. Crome and M. S. Won -- A case study of algorithm implementation in reconfigurable hardware and software / M. Shand -- A reconfigurable data-localised array for morphological algorithms / A. S. Chaudhuri, P. Y. K. Cheung and W. Luk -- Virtual radix array processors (V-RaAP) / B. Bramer, D. Chauham and M. K. Ibrahim -- An FPGA implementation of a matched filter detector for spread spectrum communications systems / T. Mathews, S. G. Gibb and L. E. Turner -- An NTSC and PAL closed caption processor / S. Teerapanyawatt and K. Athikulwongse -- A 800 Mpixel/sec reconfigurable image correlator on XC6216 / T. Kean and A. Duncan -- A reconfigurable coprocessor for a PCI-based real time computer vision system / F. Lisa, F. Cuadrado and D. Rexachs -- Real-Time Stereopsis using FPGAs / P. Dunn and P. Corke -- FPGA implementation of a digital IQ demodulator using VHDL / C. C. Jong, Y. Y. H. Lam and L. S. Ng -- Hardware compilation, configurable platforms and ASICs for self-validating sensors / I. Page -- Postscript rendering with virtual hardware / S. Singh, J. Patterson and J. Burns -- P4: A platform for FPGA implementation of protocol boosters / I. Hadzic and J. M. Smith -- Satisfiability on reconfigurable hardware / M. Abramovici and D. Saab -- Auto-configurable array for GCD computation / T. Jebelean -- Structural versus algorithmic approaches for efficient adders on Xilinx 5200 FPGA / B. Laurent, G. Bosco and G. Saucier -- FPGA implementation of real-time digital controllers using on-line arithmetic / A. Tisserand and M. Dimmler -- A prototyping environment for fuzzy controllers / T. Hollstein, A. Kirschbaum and M. Glesner -- A reconfigurable sensor-data processing system for personal robots / K. Nukata, Y. Shibata and H. Amano.
ISBN
3540634657 (alk. paper)
LCCN
97030988
OCLC
  • 503278362
  • ocn503278362
Owning Institutions
Columbia University Libraries